

2811

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of: **HORIGUCHI, Naoto et al.**

Serial No.: **09/726,386**

Filed: **December 1, 2000**

FOR: **SEMICONDUCTOR MEMORY WITH FLOATING GATE TYPE FET**



Group Art Unit: **2811**

Examiner: **Tran, Thien F**

9/a
FJONES
10-30-02

AMENDMENT UNDER 37 CFR §1.111

Commissioner for Patents
Washington, D.C. 20231

July 10, 2002

Sir:

In response to the Office Action dated **April 10, 2002**, please amend the above-identified application as follows:

RECEIVED
JUL 12 2002
TECHNOLOGY CENTER 2800

IN THE CLAIMS:

10/30/2002 SSURLES 00000008 012340 09726386

01 FC:1201

168.00 CH

Please amend claim 1 to read as follows:

huh
B1

2

1. (Amended) A semiconductor memory comprising:
 - a semiconductor substrate;
 - a tunneling insulating film formed on a partial surface area of said semiconductor substrate, said tunneling insulating film having a thinness enough to transmit carriers therethrough by a direct tunneling phenomenon;
 - a floating gate electrode formed on said tunneling insulating film;
 - a gate insulating film covering a side wall of said floating gate electrode and a partial surface area of said semiconductor substrate on both sides of said floating gate electrode, said gate insulating film having a thickness not allowing carriers to transmit therethrough by the